This paper describes a low-power processor tailored for fast Fourier transform computations where transport triggering template is exploited. The processor is software-programmable while retaining an energy-efficiency comparable to existing fixed-function implementations. The power savings are achieved by compressing the computation kernel into one instruction word. The word is stored in an instruction loop buffer, which is more power-efficient than regular instruction memory storage. The processor supports all power-oftwo FFT sizes from 64 to 16384 and given 1 mJ of energy, it can compute 20916 transforms of size 1024.
INTRODUCTION
Fast Fourier transform (FFT) is one of the most widely used signal processing algorithms thanks to its ability to represent a time-domain signal in a frequency domain. For example, FFT is used in orthogonal frequency division multiplexing (OFDM) systems, which are employed in wireless communication devices. Due to the popularity of embedded and battery-powered systems, minimizing power consumption is a major objective.
Regarding power consumption, application specific integrated circuit (ASIC) implementations are considered as more efficient compared to reconfigurable hardware (such as field-programmable gate array (FPGA), coarse-grained reconfigurable array (CGRA)) or general purpose processors (GPPs). However, ASIC-based FFT processors are mostly fixed-function and lack programmability. While the reconfigurable fabric offers more silicon reusability than ASIC, their functionality can be only modified by a hardware design process similar to ASIC. The goal of this work is to propose a software-programmable mixed radix-4/2 FFT processor with an energy-efficiency comparable to fixed-function ASIC implementations. Other software implementations of FFT are implemented on either GPP [1] or a graphics processung unit (GPU) [2] . However, both of these approaches aim for the best performance and do not provide sufficiently low-power solutions.
Fixed-function ASIC FFT processors can be divided into two categories -pipelined and memory based. Pipelined architectures ( [3] , [4] , [5] ) rely on a cascade of processing elements (PEs) processing the input data stream. The intermediate results are stored in a distributed memory system. Due to a higher number of PEs, pipelined architectures consume more power and occupy larger silicon area than memory based architectures. However, they usually have higher throughput, which can lead to a high energy-efficiency.
Memory based architectures ( [6] , [7] ) typically have one PE and data is processed in a sequential fashion. They typically use only one or two global memory elements, thus a conflict-free memory access has to be maintained. The proposed architecture is memory based, using a single-port data memories as it allows for a convenient software-programmable implementation.
The processor was designed using a transport triggered architecture (TTA) template [8] . It improves a previous FFT processor [9] by further increasing its energy-efficiency. Several optimizations were applied to allow compressing the computation kernel into only one -repeatedly executed -instruction word that can be executed in a more energy-efficient way.
FFT ALGORITHM
The proposed processor supports all the power-of-two FFT sizes from 2 6 to 2 14 . A mixed radix-4/2 algorithm was used, following a decimation-in-time (DIT) approach [10] as it provides better signalto-noise ratio (SNR) compared to decimation-in-frequency (DIF) approach [11] . Otherwise, they share the same arithmetic complexity. Radix-4 is used in a majority of the stages because is requires less operations per FFT than the radix-2 algorithm [12] . At the same time, radix-4 butterfly operation requires only trivial operations. Higher radices require more complicated operations. However, using only radix-4 would restrict the processor to only powerof-four FFT sizes. Therefore, in the last stage of the computation, radix-2 butterflies are used for FFT sizes which can not be computed using radix-4 algorithm (i.e. for FFT sizes 2 k where k is odd). The computation follows an in-place approach where output samples are written back to the same memory locations from which the operands were read. This allows to utilize only one memory module of the size equal to the computed FFT size.
TRANSPORT TRIGGERED ARCHITECTURE
TTA [8] is a processor template, which exposes its internal datapaths to a programmer. Similarly to very long instruction word (VLIW) [13] , it utilizes long instruction words and instruction-level parallelism. The difference is that TTA gives a programmer the control over the data flow. It is possible to bypass accesses to register files (RFs) by feeding results from one functional unit (FU) directly to the input of another. Register bypassing reduces the required RF size and hardware complexity leading to significant power savings [14] .
The data transports are defined by a move instruction -the only instruction of the TTA's instruction set. Moving data into a trigger port of a FU triggers the desired operation. FUs can also have operand ports for additional data that can be loaded anytime without triggering the operation. Memory access is performed by load-store unit (LSU) in a similar way as any other instruction. A control unit responsible for instruction fetching, decoding, and executing is also implemented as one of the FUs. Data moves are distributed over an interconnection network consisting of several parallel buses. The number of the parallel buses determines the maximum number of instructions that can be executed in parallel, i.e., the maximum number of simultaneous data moves.
PROPOSED PROCESSOR ARCHITECTURE
The proposed architecture is shown in Fig. 1 . The architecture consists of ten 32-bit wide buses (B0-B9) and one 1-bit bus (b), represented by horizontal lines. FUs and one RF are connected to the buses. Vertical lines represent sockets, which connect input/output ports of FUs to the interconnection network. The connections are marked as dots. Two LSUs are connected to a data memory system that behaves like a dual-port memory. In fact, two single-port memories are used and connected to the LSUs via an added logic, which provides a conflict-free memory access. The parallel memory system was chosen due to a lower power consumption of single-port memories compared to multi-port memories [15] .
The parity of the address determines which one of the two single-port memories is accessed. In the case when both LSUs are trying to access an address with the same parity (i.e. the same memory module), the processor is temporarily locked and the accesses are resolved sequentially. However, the conflict-free memory access is guaranteed for the FFT addressing scheme.
The streamlined instruction schedule (see Section 6) implies generation of two parallel streams of addresses -read and write. In order to guarantee a different parity for any two parallel addresses (thus conflict-free memory access), a special scheduler module was put between the LSUs and the parallel memory logic described in a previous paragraph. The scheduler internally buffers and reschedules the LSU data in a way that always two parallel read addresses or two parallel write addresses are loaded into the parallel memory logic. Because the address generator preserves parity (see Section 5.1), the scheduler guarantees a conflict-free memory access. The internal buffering is not recognized by a high-level compiler and, therefore, the programming is only possible by low-level assembly. However, it is possible to provide a software-exposed switch in a form of another port of LSU or a special FU that toggles the scheduler on and off, thus preserving a full compiler support for generic applications.
Loop buffer [16] -a critical component of the design -is implemented as a part of the general control unit (GCU). It is a small instruction memory cache used for storing frequently repeated instruction words, e.g., loops. Reading from a loop buffer consumes significantly less power than reading an instruction directly from the instruction memory.
Each single-port data memory is composed of increasingly sized memory blocks (32, 32, 64, 128, . .., 4096 -summing up to total 8192). Based on the access address, only one block is selected at a time while the other do not receive any control signals. This significantly decreases dynamic power consumption when computing smaller FFT sizes.
The processor was designed using TTA-based Co-Design Environment (TCE) toolset developed at Tampere University of Technology (TUT) [17] . TCE provides a comprehensive set of tools for designing TTA processors including a retargetable compiler and a hardware description of the most common FUs. For data and instruction memories, low power Cacti-P models were used [18] .
SPECIAL FUNCTION UNITS
This section describes special FUs developed specifically for this work. All the other FUs were taken from TCE component libraries.
Complex numbers are represented by two 16-bit fixed point numbers sharing one 32-bit data word. The real part occupies least significant bits (LSBs) of the data word while the imaginary part takes the most significant bits (MSBs).
In order to prevent overflow, each addition is divided by two. When summed up, the complex adder divides the result by four in case of radix-4 and by two in case of radix-2 butterfly. The complex multiplier divides the result by two.
Address Generator
The address generator (AG) is responsible for computing the memory addresses for butterfly operands. It is generated from a linear counter by a bit pair permutation following the same pattern as the reference implementation [19] . An example of an address generation for a 128-point and 256-point FFT is illustrated in Fig. 2 . Each bi represents an i-th bit of a linear counter. The 'index' bits are sufficient to represent the index within one stage while 'stage' determines the current stage of the computation. The position of the LSB bit pair is determined by the 'stage' part of the linear counter.
The address generator preserves the parity of the linear counter. Thus, any two consecutive addresses have a different parity and if fed in parallel into the parallel memory logic (described in 4), a conflictfree memory access is guaranteed.
Twiddle Factor Generator
The generation of twiddle factors is based on a lookup table (LUT) implemented as a single-port synchronous read-only memory (ROM) of pre-computed values. It follows the same approach as the one described in [20] . The address for the LUT ROM is computed from the linear index by a bit permutation and scaling based on the current FFT size. Only N/8 + 1 complex coefficients need to be stored in the LUT [20] . All the remaining coefficients can be reconstructed by a trivial manipulation (negating and swapping the real and imaginary parts) of the stored coefficients. Therefore, in order to support the maximum 16384-point FFT, the LUT has b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 b1 b0 b7 b6 b5 b4 b3 b2 b7 b6 b1 b0 b5 b4 b3 b2 b7 b6 b5 b4 b1 b0 b3 b2 b7 b6 b5 b4 b3 b2 b1 b0 to contain 2049 coefficients. A side function of the twiddle factor generator (TFG) FU is determining whether the current stage is radix-4 or radix-2. This information is then used by the complex adder (CADD).
Complex Adder
The CADD performs a butterfly operation on four inputs. Based on its 'rx2' input, it performs either one radix-4 or two radix-2 butterflies. Traditionally, the CADD would be implemented as a four-input FU with the four inputs buffered in register files before feeding them in parallel into the CADD's ports. However, due to the singleinstruction kernel requirement, the register file buffering is not possible since the data can be moved only to a single location. Therefore, the proposed CADD FU has one serial data input port and performs the buffering internally. This makes the FU unusable for high-level programming since this mode of operation can not be recognized by a high-level compiler. Figure 3 shows the CADD's results based on its 'rx2' input. The 'cnt' column is an internal counter that increments each time a data rx2 cnt result 0 00 
Complex Multiplier
The complex multiplier performs generic complex multiplication of two operands. The proposed implementation requires four multipliers and two adders.
Rotating Register
Rotating register is used to delay the address of a butterfly's input sample for the in-place computation. After the butterfly operation is complete, the output of the rotating register is used as an address for the results to store them back to the memory.
INSTRUCTION SCHEDULE
The computation of one radix-4 butterfly can be visualized with the aid of a reservation table in Fig. 4 . Each column represents one clock cycle. Buses are represented by rows and their names (on the right) correspond to the ones shown in Fig. 1 . Gray square denotes that an instruction, i.e., data transfer, is executed on the bus during the clock cycle. The instruction (data move) transferred on each bus is shown on the left. The syntax respects the following pattern: source.port → destination.port. Source and destination are FUs. Port can be t (trigger), o (operand), r (result) and rx2 (output port of TFG signalizing whether the butterfly is radix-4 or radix-2).
Full FFT is computed by repeating the above pattern multiple times every four clock cycles. At 13 th clock cycle, the bus utilization reaches 100% and the instruction word becomes constant until no new samples need to be computed. Thus, the execution can be separated into three stages: prologue (first 13 cycles), kernel (length depends on FFT size) and epilogue (last 13 cycles). The size of the prologue and epilogue is constant for all FFT sizes. Because the kernel consists of only one repeated instruction word, it can be loaded into the loop buffer from where it can be fetched consuming minimal power.
Apart from the prologue, kernel and epilogue, a setup code consisting of 6 instructions is present to distribute static parameters between FUs. Thus, the size of the complete code is 33 (6+13+1+13) instructions. The architecture uses 51-bit wide instruction words.
EVALUATION
The processor was synthesized using Synopsys Design ogy and another 65 nm technology. In order to be able to compare different technologies, the energy was normalized according to the following formula [6] , [22] :
where En is the normalized energy; E, L, U and W are parameters of the proposed architecture (energy, technology size, voltage and word length, respectively); the ref suffix marks the reference technology (65 nm, 1.0 V, 16 bits). Table 1 compares the proposed architecture with selected stateof-the-art solutions and traditional architectures. The chosen focus point is a 1024-point FFT as a mid-point between the smallest and largest supported FFT sizes. The frequency 450 MHz is close to the maximum achievable frequency (500 MHz for 28nm/0.60V and 550 for 65nm/1.00V). The maximum achievable frequency is 1150 MHz with 28nm/1.10V technology.
CONCLUSION
In this paper, a low-power software-programmable FFT processor was proposed, which is is based on a TTA template. The key contribution is reducing the computation kernel into only one repeated instruction word and executing it from a loop buffer instead of fetching from an instruction memory every clock cycle. This reduces the power consumption of an instruction memory to a negligible value. In order to achieve the instruction word compression, an internal buffering was introduced in case of a complex adder and a memory access, which renders them unusable by a high level language compiler. However, it is possible to provide a software-accessible switch to disable the memory buffering for more generic applications. Additional functionality can be introduced by adding other functional units. Synthesis power evaluation performed at two different ASIC technologies (28 nm and 65 nm) shows that the processor can provide an energy efficiency comparable with fixed-function ASIC processors.
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